In PWM AC inverters, the duty-cycle modulator transfer function must be highly linear to achieve low distortion. Current-mode (CM) control, inherently non-linear, is needed to actively "damp" otherwise high-Q LC noise-reduction filters. A novel current-mode control approach is proposed which tailors external ramp characteristics to achieve "perfect" transfer function linearity regardless of duty cycle, and guarantee sub-harmonic stability.
I. INTRODUCTION
The overall goal of the work is to design a low-distortion, low-noise switching DC/AC inverter. The paper will demonstrate that achieving low distortion requires a linear transfer function for the duty-cycle modulator (PWM) function.
To meet the output noise specifications, a low-pass, LC output filter is required to attenuate switching frequency noise components to an acceptable level. The filter values are chosen to yield the desired noise attenuation, output impedance, and to keep inverter rms current stresses to acceptable levels. The resulting high-Q LC filter exhibits resonant peaking of approximately 20dB in the filter transfer function as shown in Figure 1 . This peaking severely limits bandwidth when trying to regulate output voltage, since the filter transfer function appears in the open-loop gain of the output voltage control loop. Lower bandwidth results in poorer performance: lower frequency response, greater distortion, and higher output impedance. Passively damping the high-Q filter is impractical, since it would lower the efficiency to the equivalent of linear audio amplifier technology. Therefore, the well-known technique of current-mode control was used to actively "damp" the output filter. Current-mode control virtually eliminates the LC resonance, by actively regulating the current, and therefore eliminating the peaking in current and therefore output voltage at the LC resonant frequency. The voltage control loop bandwidth can now be increased to improve the previously mentioned performance characteristics. Figure 1 shows the filter transfer function with and without the current-mode control loop. Though using current-mode control allows for improved bandwidth, it creates another problem. Current mode control relies on using the inductor current as the timing ramp for the duty-cycle modulator. It will be shown below that the slope of this ramp is operating point or duty-cycle dependent, so the modulator transfer function becomes non-linear over its operating range. This non-linearity creates unwanted distortion components.
A. Variation in Duty-Cycle Modulator Gain
A full-bridge inverter is shown in Figure 2 . The switch pair Q1, Q4 is driven on (conducts) during and switch pair Q2, t on Q3 is held off. For the remainder of the cycle, switch pair Q2, Q3 is on, and switch pair Q1, Q4 is off. The duty cycle is given as / . The expression for the output voltage for
the full bridge inverter is derived by equating the inductor volt-seconds during both portions of the switching cycle, and is
Note that is linearly proportional to duty-cycle for this
V o
inverter. The inductor current is sensed by resistor R i (Figure 2) , producing a modulator timing ramp whose slope is
where D is the duty cycle. From the small signal [1] current-mode control model (Figure 3) , we know that the modulator gain is
where is the inductor current slope measured through s n , is an external independent timing ramp added to R i s e eliminate sub-harmonic instability, and is the switching T s period. Since varies with duty cycle, and is generally s n s e chosen to be a fixed slope (linear) ramp, Fm therefore varies with duty cycle. This results in a non-linear output (since ) for a linear input variation in the modulator control V o αD input, . The modulator transfer function, duty-cycle (D) vs V c , is plotted for pure CM control, CM control with the V c addition of a linear external ramp , along with the "perfect" s e transfer function we desire in Figure 4 . Note that adding more linear ramp reduces, but does not completely eliminate the non-linearity. The expression for the transfer function (D vs ) is derived in the next section.
V c
Referring to the block diagram shown in Figure 5 , the outer voltage loop has to have enough gain at the frequencies of interest to preserve the desired waveshape. At higher output frequencies, the open-loop gain of the outer loop is decreasing, since it has finite gain-bandwidth, making it less able to reject or attenuate unwanted distortion components.
B. Modifying the External Ramp Characteristic to Linearize the Modulator
The inductor current waveform must be examined to gain an understanding of large signal behavior over the operating range of the modulator. Figure 6 is a sketch of the inductor current, , voltage ramp, , and control voltage, . Figure 7 illustrates how these signals sum at the PWM comparator input. The switch point to end the on-time( ) t on occurs when these signals sum to zero. For this analysis, the filter capacitance chosen (C in Figure 1 ) is large enough that the capacitor voltage ripple is small, and the inductor current can therefore be assumed to be a linear ramp. Equation (4) 
For the full-bridge inverter (Figure 2 ), the expression for
Combining (4) and (5) gives
We see from the first term in (6) 
which then yields
The modulator gain, Fm, can now be determined as
Combining (2) and (12) yields
Note that the modulator gain, Fm, is in fact independent of duty cycle! This means the benefits of current-mode control are obtained while eliminating the output filter resonance and achieving near-perfect linearity as if pure voltage mode control were used. Since Fm is a constant, the model in Figure 3 can be applied for large-signal analysis as well.
The expression for is V ext
This function is plotted in Figure 8 , and represents a parabola. For clocked on, comparator-off fixed frequency control, the parabola is easily synthesized by integrating a ramp that starts at the beginning of each clock cycle. Since the desired magnitude as given above is proportional to , V in feedforward from the input DC rail (Figure 2 ) could be used when the design needs to accommodate a wide variation in input voltage, as is found in an off-line inverter.
C. Subharmonic Stability
The sketch in Figure 9 graphically 
The cycle to cycle attenuation, , is then −∆Io/∆I in (21)
It can be shown that the worst-case stability consideration is for , where , and where , which is the
Setting drops one term out of m 1 = 0 the denominator, and results in the following
It can be seen from this analysis that for the system to be marginally stable, the following relationship must apply:
For the full-bridge inverter, m2 can be shown to be (24)
For stability, combining (23) and (24) gives
From (9), to achieve near-perfect linearity to guarantee low distortion, K should be
which is twice the minimum value of external ramp required for stability. Therefore stability is assured regardless of duty cycle! Another method may be employed to determine relative stability. From [1] the control-to-output transfer function for current-mode control, a second-order continuous-time approximation to model the sampled-data nature of current-mode control is used. This small-signal analysis can be applied to our system by modeling the parabolic ramp as a linear ramp of equivalent slope at a particular operating point. The expression from [1] is given below for the equivalent Q of the second-order model. Infinite Q would imply outright oscillation at certain duty-cycles when insufficient external ramp is added. High but finite values of Q result in peaking in the control-to-output transfer function, which can still lead to sub-harmonic oscillation at half the switching frequency when outer voltage-loop compensation is added.
Q is now determined given the values of parabolic ramp chosen earlier in this paper. 
The system is nearly critically damped for the values chosen.
II. MEASURED DATA
Distortion measurements of the system were taken with the linearity-corrected current-mode control loop in place, with no outer voltage loop control. Data is given for two different inversion frequencies for a full-bridge buck converter operating from a 400V rail, at 50KHz, with filter inductor and capacitor values of 500uH, and 2uF respectively. Similiar measurements taken using a straight linear ramp instead of the linearity-corrected ramp resulted in total harmonic distortion (THD) between 4.2% to 4.7% for the same inversion frequency range of 50Hz to 500Hz.
III. CONCLUSIONS
A novel method for achieving low distortion performance from PWM AC inverters has been presented. The method has been verified both analytically and with measurements on a first prototype, and is easily implemented from signals already present in the system. The method is realized without compromise in sub-harmonic stability, and offers an order of magnitude improvement in open-loop distortion performance in comparison to standard methods.
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